



Journal Papers

1. K. S. Li, X. J. Leon, L. Y. Chen, S. J. Wang, Y. A. Huang, J. E. Chen, H. C. Liang, and *C. L. Hsu, "Wafer Defect Pattern Labeling and Recognition Using Semi-supervised Learning," *IEEE Transaction on Semiconductor Manufacturing (TSM)*, vol. 35, issue. 2, pp. 291-299, May. 2022. (SCI).
2. K. S. Li, L. Y. Chen, Y. Y. Liao, S. J. Wang, Y. A. Huang, L. Chou, C. Y. Tsai, C. C. Cheng, C. H. Han, C. S. Lee, J. E. Chen, H. C. Liang, and *C. L. Hsu, "Wafer Scratch Pattern Reconstruction for High Diagnosis Accuracy and Yield Optimization," *IEEE Transaction on Semiconductor Manufacturing (TSM)*, vol. 35, issue. 2, pp. 272-281, May. 2022. (SCI).
3. S. K. Lu, H. P. Li, K. Miyase, *C. L. Hsu, and C. T. Sun, "Fault-Aware Dependability Enhancement Techniques for Phase Change Memory," *J. Electronic Testing: Theory and Applications (JETTA)*, vol. 37, no. 4, pp. 503-513, Aug. 2021. (SCI)
4. K. C.-C. Cheng, L. L.-Y. Chen, J.-W. Li, K. S.-M. Li, N.C.-Y. Tsai, S.-J. Wang, A.Y.-A. Huang, L. Chou, C.-S. Lee, J.E. Chen, H.-C. Liang, and *C.-L. Hsu, "Machine Learning Based Detection Method for Wafer Test Induced Defects," *IEEE Transactions on Semiconductor Manufacturing (TSM)*, vol. 34, issue. 2, pp. 161-167, May. 2021. (SCI)
5. K. S.-M. Li, P.Y.-Y. Liao, K.C.-C. Cheng, L.L.-Y. Chen, S.-J. Wang, A.Y.-A. Huang, L. Chou, G.C.-H. Han, J.E. Chen, H.-C. Liang, and *C.-L. Hsu, "Hidden Wafer Scratch Defects Projection for Diagnosis and Quality Enhancement," *IEEE Transactions on Semiconductor Manufacturing (TSM)*, vol. 34, issue. 1, pp. 9-16, Feb. 2021. (SCI)
6. T. Sugiarto, *C. -L. Hsu, C. -T. Sun, W. -C. Hsu, S. -H. Ye and K. -T. Lu, "Surface EMG vs. High-Density EMG: Tradeoff Between Performance and Usability for Head Orientation Prediction in VR Application," in *IEEE ACCESS*, vol. 9, pp. 45418-45427, 2021.
7. S. K. Lu, S. C. Yu, *C. L. Hsu, C. T. Sun, M. Hashizume, and H. YOTSUYANAGI, "Fault-Aware Dependability Enhancement Techniques for Flash Memories," *IEEE Trans. VLSI Systems*, vol. 28, no. 3, pp. 634-645, Mar. 2020. (SCI)
8. S. K. Lu, H. K. Huang, *C. L. Hsu, C. T. Sun, and K. Miyase, "Retention-Aware Refresh Techniques for Reducing Power and Mitigation of Data Retention Faults in DRAM," *J. Electronic Testing: Theory and Applications (JETTA)*, vol. 35, no. 4, pp 485-495, Aug. 2019. (SCI)

9. Kun-Lun Luo, Ming-Hsueh Wu, *Chun-Lung Hsu and Chen-An Chen, "Built-in Self-Test Design for the 3D-Stacked Wide-I/O DRAM", *Journal of Electronic Testing: Theory and Applications*, vol. 32, number 2, pp. 111-123, Feb., 2016 (SCI).
10. *Chun-Lung Hsu, Jenn-Shyang Chiou and Wen-Hsin Peng, "Mobile DRAM standard formulation", *Journal of Information and Communication Laboratories, ITRI*, 2016.
11. Chen-An Chen, Yee-Wen Chen, *Chun-Lung Hsu, Ming-Hsueh Wu, Kun-Lun Luo, Bing-Chuan Bai and Liang-Chia Cheng, "Cost-Aware Testing Architecture for 3D Stacked ICs", *Journal of the Scientific World*, Sep., 2014.
12. Chen-An Chen, Yee-Wen Chen, Liang-Chia Cheng, and *Chun-Lung Hsu, "Test Standard and Test Interface Design for Three Dimension Integration Circuit", *Journal of Information and Communication Laboratories, ITRI*, 2013.
13. *Chun-Lung Hsu, Yu-Sheng Huang and Fong-Chao Lee, "Interlaced Switch Boxes Placement for Three-Dimensional FPGA Architecture Design", *International Journal of Circuit Theory and Applications*, vol. 40, issue 5, pp. 489-502, May, 2012 (SCI).
14. Chang-Hsin Cheng, Yu Liu and *Chun-Lung Hsu, "Design of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications", *IEEE Trans. Very Large Scale Integration Systems*, vol. 20, issue. 4, pp. 665-672, Apr., 2012 (SCI).
15. *Chun-Lung Hsu, Yu-Sheng Huang, Ming-Da Chang and Hung-Yen Huang, "Design of an Error-Tolerance Scheme for Discrete Wavelet Transform in JPEG 2000 Encoder", *IEEE Trans. Computer*, vol. 60, no. 5, pp. 628-638, May, 2011 (SCI).
16. *Chun-Lung Hsu, Chang-Hsin Cheng, and Yu Liu, "Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays", *IEEE Trans. Very Large Scale Integration Systems*, vol. 18, no. 2, pp. 319-324, Feb., 2010 (SCI).
17. Yu-Sheng Huang, Chen-Jen Yang, and *Chun-Lung Hsu, "C-Testable Motion Estimation Design for Video Coding Systems", *Journal of Electronic Science and Technology*, vol. 7, no. 4, pp. 370-374, Dec., 2009 (SCI).
18. *Chun-Lung Hsu and Ting-Hsuan Chen, "Built-in Self-Test Design for Fault Detection and Fault Diagnosis in SRAM-Based FPGA", *IEEE Trans. Instrumentation and Measurement*, vol. 58, no. 7, pp. 2300-2315, July 2009 (SCI).
19. *Chun-Lung Hsu, Mean-Hom Ho, and Chih-Feng Lin, "Novel Built-In Current-Sensor-Based IDDQ Testing Scheme for CMOS Integrated Circuits", *IEEE Trans. Instrumentation and Measurement*, vol. 58, no. 7, pp. 2196-2208, July 2009 (SCI).
20. *Chun-Lung Hsu and Yi-Ting Lai, "Low-Cost CP-PLL DFT Structure Implementation for Digital Testing Application", *IEEE Trans. Instrumentation and Measurement*, vol. 58, no. 6, pp. 1897-1906, June 2009 (SCI).

21. *Chun-Lung Hsu and Chang-Hsin Cheng, "Reduction of Discrete Cosine Transform / Quantization / Inverse Quantization / Inverse Discrete Cosine Transform Computational Complexity in H.264 Video Encoding by using an Efficient Prediction Algorithm", *IET Image Processing*. vol. 3, no. 4, pp. 177-187, Aug. 2009 (SCI).

Conference Papers

1. S. K. Lu, W. C. Tsai, *C. L. Hsu, C. T. Sun, and Y. A. Yang, "Scrubbing-Based Reliability and Yield Enhancement Techniques for Flash Memories," in *Proc. VLSI Test Technology Workshop (VTTW)*, July 2021.
2. S. K. Lu, Z. L. Tsai, *C. L. Hsu and C. T. Sun, "Fault-Aware ECC Techniques for Reliability Enhancement of Flash Memory," *International Symposium on VLSI Design, Automation and Test (VLSI-DAT)*, pp. 1-2, Aug. 2020.
3. S. K. Lu, Z. L. Tsai, *C. L. Hsu, and C. T. Sun, "ECC Caching Techniques for Protecting NAND Flash Memories," in *Proc. IEEE Int'l Test Conf. in Asia (ITC-Asia)*, pp. 47-52, Sep. 2020.
4. S. K. Lu, Z. L. Tsai, T. H. Hsiao, *C. L. Hsu, and C. T. Sun, "ECC Caching Techniques for Protecting NAND Flash Memories," in *Proc. VLSI Test Technology Workshop (VTTW)*, July 2020. (Best Paper Award)
5. T. Sugiarto, *C. -L. Hsu, C. -T. Sun, S. -H. Ye, K. -T. Lu and W. -C. Hsu, "Head-Orientation-Prediction Based on Deep Learning on sEMG for Low-Latency Virtual Reality Application," **2020 FOURTH IEEE INTERNATIONAL CONFERENCE ON ROBOTIC COMPUTING (IRC), 2020.**
6. S. -R. Lin, W. -H. Lin, S. -H. Huang, *C. -L. Hsu and C. Sun, "Low-Power Hardware Architecture for Depthwise Separable Convolution Unit Design," **2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020.**
7. S. K. Lu, W. C. Tsai, *C. L. Hsu, C. T. Sun, and K. Miyase, "Scrubbing-Based Reliability and Yield Enhancement Techniques for Flash Memory," in *Proc. Int'l Conf. on Advanced Technology Innovation*, July 2019.
8. T. Sugiarto, *C.-L. Hsu, C.-T. Sun, S.-H. Ye, K.-T. Lu, and C.-H. Wang., "An Automatic COPD Diagnosis with Deep Learning on Topology-Preserving Multi Spectral Image of EEG Data", in *Basic & Clinical Pharmacology & Toxicology*, vol. 124, pp. 13-14, 2019.
9. Hsu, W. C., Sugiarto, T., Lin, Y. J., Yang, F. C., Lin, Z. Y., Sun, C. T., *Hsu, C. L., & Chou, K. N., "Multiple-Wearable-Sensor-Based Gait Classification and Analysis in Patients with Neurological Disorders", *Sensors (Basel, Switzerland)*, 18(10), 3397, 2018.
10. Bing-Chuan Bai, Chen-An Chen, Yee-Wen Chen, Ming-Hsueh Wu, Po-Yuan Chen, Kun-Lun Lo, *Chun-Lung Hsu, Liang-Chia and James C.-M. Li, "Detect RRAM Defects in The Early

Stage During Rnv8T Nonvolatile SRAM Testing", in *Proc. Intl. Test Conference (ITC)*, Oct., 2014.

11. Ming-Hsueh Wu, Kun-Lun Luo, *Chun-Lung Hsu and Bing-Chuan Bai, "Cross-Die BISR Design for the 3D-Stacked Wide-I/O DRAM", in *Proc. Intl. Test Conference (ITC)*, Oct., 2014.
12. Chen-An Chen, Yee-Wen Chen, *Chun-Lung Hsu, Ming-Hsueh Wu, Kun-Lun Lo, Bing-Chuan Bai and Liang-Chia, "Cost-Effective TAP-Controlled Serialized Compressed Scan Architecture for 3D Stacked ICs", in *Proc. Asia Test Symposium (ATS)*, Nov., 2013.
13. Bing-Chuan Bai, James C. M. Li, *Chun-Lung Hsu, Chen-An Chen, Yee-Wen Chen, Ming-Hsueh Wu, Kun-Lun Lo, and Liang-Chia, "Back-end-of-line Defect Analysis for RNV8T Non-volatile SRAM", in *Proc. Asia Test Symposium (ATS)*, Nov., 2013.
14. Chen-An Chen, Yee-Wen Chen, Ming-Hsueh Wu, *Chun-Lung Hsu, Kun-Lun Lo, Liang-Chia Cheng, and Wen-Ching Wu, "A Low-cost DFT Architecture for 3D-SIC testing applications", in *Proc. The European Test Symposium (ETS)*, May, 2012.
15. Chang-Hsin Cheng, *Chun-Lung Hsu, Chung-Kai Liu and Shih-Yin Lin, "High Reliability Built-in Self-Detection and Self-Correction Design for DCT/IDCT Application", in *Proc. The 24th IEEE Intl. SoC Conference*, pp. 213-218, Dec., Sept., 2011.
16. Min-Ju Chan and *Chun-Lung Hsu, "A BIST Strategy for Interconnect Testing in 3D Network-on-Chip", in *Proc. The 5th VLSI Test Technology Workshop*, July, 2011.
17. Hung-Yen Huang, Yu-Sheng Huang, and *Chun-Lung Hsu, "Built-in Self-Test / Repair Scheme for TSV-Based Three-Dimensional Integrated Circuits", in *Proc. IEEE Asia Pacific Conference on Circuits and Systems*, pp. 56-59, Dec., 2010.
18. *Chun-Lung Hsu and Ching-Fen Wu, "High-Performance 3D-SRAM Architecture Design", in *Proc. IEEE Asia Pacific Conference on Circuits and Systems*, pp. 907-910, Dec., 2010.
19. Min-Ju Chan and *Chun-Lung Hsu, "A Strategy for Interconnect Testing in Stacked Mesh Network-on-Chip", in *Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 122-128, Oct., 2010.
20. *Chun-Lung Hsu, Chen-Wei Lan, Yu-Chih Lo and Yu-Sheng Huang, "Adaptive De-noising Filter Algorithm for CMOS Image Sensor Testing Applications", in *Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 136-143, Oct., 2010.
21. Yu-Sheng Huang, Ming-Da Chang, Hung-Yen Huang, and *Chun-Lung Hsu, "ET-Based Design for PB-LDWT in JPEG 2000 Applications", in *Proc. The 3rd VLSI Test Technology Workshop*, July, 2009.
22. Chang-Hsin Cheng, Yu Liu, and *Chun-Lung Hsu, "Low-Cost BISDC Design for Motion Estimation Computing Array", in *Proc. IEEE Circuits and Systems International Conference on Testing and Diagnosis*, Apr., 2009.

23. Chang-Hsin Cheng, Mu-Chang Tsai, and *Chun-Lung Hsu, "A Novel 2-D DCT Realization Using Low-Cost Residue/Quotient Technique", in *Proc. IEEE International Conference on Consumer Electronics*, Jan., 2009.

Book Chapter

Yu-Sheng Huang, Chen-Kai Chen, and *Chun-Lung Hsu, "Efficient Built-in Self-Test for Video Coding Cores: A Case Study on Motion Estimation Computing Array", The book "VLSI", ISBN 978-3-902613-50-9, 2009.