

Debugging and Evaluation

Speaker: Juin-Nan Liu

Adopted from National Chiao-Tung University SOC Course Material

Goal of This Lab

- SOC
- Debug skills to be used to debug both software of processor and memory-mapped hardware design running at the target platform
- □ Software cost estimation
 - The cost of a program includes Read Only (RO) data, Read Write (RW) data and Zero-Initialized (ZI) data
- □ Profiling utility
 - Can be used to estimate percentage time of each function in an application
- □ Memory configuration
 - For performance/cost trade-off
 - E.g., an embedded system might use fast, 32-bit RAM for performancecritical code, such as interrupt handlers and the stack, slower 16-bit RAM for application RW data, and ROM for normal application code

Outline



Debugging skills

□ Software Quality Measurement



🙆 AXD				_8 ×		
Eile Search Encempt Views System Views Egecut						
sko 📽 🖬 🖬 😘				? N?		
Target Image Files Class	🕢 ARM7T_1 - C./Pzo,	pron Rier/ARM/ADOv1_1/Broungle/Mhryens/Mhry_1	la la			
	112	/* Was missing in) published program. Witho	ut this 📧		
The second secon	113		[7] would have an undefin			
J	114		16-Bit processors and Num			
	115	/* overflow may o	occur for this array eleme	nt.		
ARM7T_1 - Veniables	116					
Local Global Class	117	printf ("\n");				
Variable	118		hmark, Version 2.1 (Langu	age: C)\i		
	119 120	printf ("\n"); if (Reg)				
	120	ir (Reg)				
	122	printf ("Program comp	iled with 'register' attr	ibute\n"		
	123	printf ("\n");	area with register attr	- Duco (II		
• • •	4	princi ((ii //				
	(ARM7T_1-	Discussibly		_ D ×		
ARM71_1 - Wetch		Ido [oxelColool] Scib	11/(10/91)			
Tab 1 Tab 2 Tab 3 Tab 4		1d4 [OxelaOfOOe] nov	pc, r14	ž.		
Watch	Proc_		r0,0x000080e0 ; = #0x00	00012400		
		1dc [0xe3a01041] nov 1e0 [0xe5c01000] strb	r1,#0x41 r1,[r0,#0]			
		1e4 [0xe3a01000] nov	r1, [r0, #0] r1, #0			
		1e8 [0xe5801014] atr	r1,[r0,#0x14]			
• •		lec [OxelaOfOOe] nov	pc, r14			
	nain	[0xe92d4ff0] * stmfd	r131, (r4-r11, r14)			
System Wetch	00008	1f4 [0xe24dd06c] aub	r13, r13, #0x6c			
Teb 1 Teb 2 Teb 3 Teb 4	00008	1f8 [Oxe3a00030] nov	r0,#0x30	-		
()	00008	lfc [Oxeb0003ac] bl	malloc	× ×		
	4			▶ 4		
System Output Monitor			ARM7T_1 - Coasole			
RDI Log Debug Log				*		
Log file:						
Pagetables, IntCtrl, Tracer, Millisecond (20000 cycles_per_millisecond),						
Semihost						
ARM RDI 1.5.1 -> ASYNC RDI Proto	col Converter Al	DS v1.1 [Build number 709]. Copyrig	ht (c-	-1		
•				× ×		
For Help, press Fl			Line 87, Col D ARMUL	ARM7T_1 My_Porject of		

Basic Debug Requirements

Control of program execution

- set watchpoints on interesting data accesses
- set breakpoints on interesting instructions
- single step through code
- Examine and change processor state
 - read and write register values
- **Examine and change system state**
 - access to system memory
 - download initial code



Outline



Debugging skills

Software Quality Measurement

Software Quality Measurement (1/2)



- ☐ Memory requirement of the program
 - Data type: Volatile (RAM), non-volatile (ROM)
 - Memory performance: access speed, data width, size and range
- □ Profiling: build up a picture of the percentage of time spent in each procedure.
- Evaluate software performance prior to implement on hardware
- Uvriting efficient C for ARM cores
 - ARM/Thumb interworking
 - Coding styles

Software Quality Measurement (2/2)

Performance Benchmarking

- Harvard Core
 - D-cycles, ID-cycles, I-cycles
- von Newman Cores
 - N-cycles, S-cycles, I-Cycles, C-Cycles
- Clock rate
 - Processor, external bus
- Cache efficiency
 - Average memory access time = hit time + Miss rate x Miss Penalty
 - Cache Efficiency = Core-Cycles / Total Bus Cycles



Application Code and Data Size



- **armlink** offers two options to provide the relevant information:
 - - info sizes (sizes of all objects)
 - - info totals (summary only)

58076203009104Library TotalsodeRO DataRW DataZI DataDebug	840 3444	0	ZI Data 0	Debug 104344	Object Totals
	680 762	0	300		5
520 4206 0 300 113448 Grand Totals	de RO Data	RW Data	ZI Data	Debug	
	520 4206	0	300	113448	Grand Totals
al RO Size(Code + RO Data) 52726 (51.49kB)					

- The size of code/data in
 - an ELF image can be viewed using fromelf –z
 - a library can be viewed using armar -sizes SOC Consortium Course Material

ARM and Thumb Code Size



Simple C routine

if (x>=0)

return x;

else

return -x;

The equivalent ARM assembly

labsCMPr0,#0;Compare r0 to zeroRSBLTr0,r0,#0;If r0<0 (less than=LT) then do r0= 0-r</td>MOVpc,Ir;Move Link Register to PC (Return)

The equivalent Thumb assembly

CODE16 ;Directive specifying 16-bit (Thumb) instruction


labs	CMP	r0,#0	;Compare r0 to zero
	BGE	return	;Jump to Return if greater or
			;equal to zero
	NEG	r0,r0	;If not, negate r0
return	MOV	pc,lr	;Move Link register to PC (Return)

Code	Instructions	Size (Bytes)	Normalised
ARM	3	12	1.0
Thumb	4	8	0.67



Memory Map and Size Considerations

- □ The linker calculates the ROM and RAM requirements for code and data as follows:
 - ROM: Code size + RO data + RW data
 - **RAM**: RW Data + ZI data.
- □ You may wish to copy **code** from **ROM** into faster RAM, which will also increase the **RAM** requirements
- Placing the stacks in zero-wait state, 32-bit memory on-chip will significantly improve over -8 or 16- bit off-chip memory



Default memory map

ARM Profiler



About Profiling:

Profiler samples the program counter and computes the percentage time of each function spent.

- Flat Profiling:

- If only pc-sampling info. is present. It can only display the time percentage spent in each function excluding the time in its children.
- Flat profiling accumulates limited information without altering the image

- Call graph Profiling:

- If function call count info. is present. It can show the approximations of the time spent in each function including the time in its children.
- Extra code is added to the image

Limitations:

- Profiling is <u>NOT</u> available for code in ROM, or for scatter loaded images.
- No data is gathered for programs that are too small.

Profiler Command-line Options

The command syntax is as follows: armprof [-parent|-noparent] [-child|-nochild] [-sort options] prf_file

Sample Output Name cum% self% desc% calls

 main
 17.69% 60.06% 1

 insert_sort
 77.76% 17.69% 60.06% 1

 strcmp
 60.06% 0.00% 243432


qs_string_compare3.21%0.00%13021shell_sort3.46%0.00%14059insert_sort60.06%0.00%243432strcmp66.75%66.75%0.00%270512

cumulative
 self
 descendants
 calls



In ARM Macrocell





Cycle Types, Von Neuman Cores



- N-cycles Non-sequential cycle. The ARM core requests a transfer to or from an address which is unrelated to the address used in the preceding cycle.
- S-cycles Sequential cycle. The ARM core requests a transfer to or from an address which is either the same, or one word or one-half-word greater than the preceding address.
- I-cycles Internal cycle. The ARM core does not require a transfer, as it is performing an internal function, and no useful prefetching can be performed at the same time.
- C-cycles Coprocessor register transfer cycle. The ARM core wishes to use the data bus to communicate with a coprocessor, but does not require any action by the memory system.
- Total The sum of the S-Cycles, N-Cycles, I-Cycles and C-Cycles.

Map File



- □ If no map file is specified:
 - ARMulator will use a 4GB bank of 'ideal' memory, i.e., no wait states.
- □ The map file defines regions of memory, and, for each region:
 - The address range to which that region is mapped.
 - The data bus width (in bytes).
 - The access times for the memory region (in ns)
- armsd.map typically contains something like:
 0000000 00020000 ROM 2 R 150/100 150/100
 1000000 00008000 RAM 4 RW 100/65 100/65
 - Columns are (left to right):
 - start address (in hex) length (in hex)

name

width (1, 2, or 4 bytes)

access type (read-only or read/write) read timing in ns (NON-Seq / Seq) writing timing in ns (NON-Seq / Seq)

Configure for Target System



Ortpet	
yrtem Owpet Hoseitor	
RDI Log Debug Log	
og file:	
ARMulator ADS1.1 [Build 70	91
FULL LICENSE	
ARM940T, 4kB I-cache, 4kB	D-cache. 10.00MHz core clock. (Physical memory.
	Debug Comms Channel, Mapfile, Timer, Tube, Profiler,
	illisecond (3333.33 cycles_per_millisecond).
Semihost	annear a faar oo daar ba' uurseen of
No. 2 You want the second se	DI Protocol Converter ADS v1.1 [Build number 709]. Copyright (c) ARM Limited 2000.
Memory map:	or mose communication of the following the providence of the prime solo
	a welt states, DN-01001-0 DS-0100-0 DIS-01009-0
00000000. mmm, 52-bit, w	r, wait states: RN=0 WN=0 RS=0 WS=0 RIS=0 WIS=0
4	

ARMulator startup Message

-
000
000

Cached core additional statistics



Target: ARM940T, 4kB I-cache, 4kB D-cache, 10.00MHz core clock, (Physical memory, 3.3MHz)


	Instructions	Core Cycles	S-cycles	N-cycles	l-cycles	C-cycles	Total
Iteration 1	306	446	377	0	345	0	722
Iteration n	306	446	7	0	142	0	149

 Iteration 1:
 673 x 1 / 3,333,333 = 216.6us

 Iteration n:
 149 x 1 / 3,333,333 = 44.7us


 446/149 = 2.993

Iteration 1~n:Total Core Cycles: 27074407
Total Bus Cycles : 9034428
Cache Efficiency : 2.9979 (MCCFG=3)
Cache Efficiency % : 100 x (Cache Efficiency x MCCFG) = 99.93%




Dhrystone Analysis





Cached with different clock domains



TCM on ARM966E-S

Code Development



- General/Machine-dependent guideline
 - Compiler optimization:
 - Space or speed (e.g, -Ospace or -Otime)
 - Debug or release version (e.g., -O0 ,-O1 or -O2)
 - Instruction scheduling
 - Coding style
 - Parameter passing
 - Loop termination
 - Division operation and modulo arithmetic
 - Variable type and size

Remainders – Modulo Arithmetic



- □ The remainder operator '%' is commonly used in modulo arithmetic.
 - This will be expensive if the modulo value is **not a power of two**
 - This can be avoid by rewriting C code to use **if** () statement heck

```
unsigned counter1 (unsigned
                                 unsigned counter2 (unsigned
counter)
                                 counter)
 return (++counter % 60);
                                 { if (++counter >= 60)
                                       counter=0;
                                    return counter
                                 }
counter1
                                 counter2
            sp!, {lr}
                                             r0, r0, #1
    STMFB
                                     ADD
            r1, r0, #1
                                             r0, #0x3C
    ADD
                                     CMP
    MOV
            r0, #0x3C
                                     MOVCS
                                             r0, #0
    BL
            ___rt_udiv
                                     MOV
                                             pc, lr
            r0, r1
    MOV
    LDMIA
            sp!, {pc}
                        SOC Consortium Course Material
```

Variable Types – Size Examples



```
int wordinc
(int a)
{ return a + 1;
}
```

```
short shortinc
(short a)
{ return a + 1;
}
```

```
wordinc
```

```
ADD a1,a1,#1
MOV pc,lr
```

shortinc

```
ADD al,al,#1
MOV al,al,LSL #16
MOV al,al,ASR #16
MOV pc,lr
```

```
char charinc (char
a)
{ return a + 1;
}
```

charinc


```
ADD a1,a1,#1
AND a1,a1,#&ff
MOV pc,lr
```

Data Layout



Default

- char a;
- short b;
- char c;
- int d;



Optimized

char a; char c; short b; int d; **a c b** d

occupies 12 bytes, with 4 bytes of padding

occupies 8 bytes, without any padding

Group variables of the same type together. This is the best way to ensure that as little padding data as possible is added by the compiler.

Stack Usage



- \Box C/C++ code uses the stack intensively. The stack is used to hold:
 - Return addresses for subroutines
 - Local arrays & structures
- □ To minimize stack usage:
 - Keep functions small (few variables, less spills)minimize the number of 'live' variables (I.e., those which contain useful data at each point in the function)
 - Avoid using large local structures or arrays (use malloc/free instead)
 - Avoid recursion

Global Data Issues



- □ When declaring global variables in source code to be compiled with ARM Software, three things are affected by the way you structure your code:
 - How much space the variables occupy at run time. This determines the size of RAM required for a program to run. The ARM compilers may insert padding bytes between variables, to ensure that they are properly aligned.
 - How much **space the variables occupy in the image**. This is one of the factors determining the **size of ROM** needed to hold a program. Some global variables which are not explicitly initialized in your program may nevertheless have their initial value (of zero, as defined by the C standard) stored in the image.
 - The size of the code needed to access the variables. Some data organizations require more code to access the data. As an extreme example, the smallest data size would be achieved if all variables were stored in suitably sized bitfields, but the code required to access them would be much larger.