

Debugging and Evaluation

Speaker: Juin-Nan Liu

Adopted from National Chiao-Tung University SOC Course Material

Goal of This Lab

1

- Debug skills to be used to debug both software of processor and memory-mapped hardware design running at the target platform
- \square Software cost estimation
	- The cost of a program includes Read Only (RO) data, Read Write (RW) data and Zero-Initialized (ZI) data
- \Box Profiling utility
	- Can be used to estimate percentage time of each function in an application
- *Code Development* **Q** Memory configuration
	- For performance/cost trade-off
	- E.g., an embedded system might use fast, 32-bit RAM for performancecritical code, such as interrupt handlers and the stack, slower 16-bit RAM for application RW data, and ROM for normal application code

Outline

Debugging skills

Software Quality Measurement

Basic Debug Requirements

Q Control of program execution

- set watchpoints on interesting data accesses
- set breakpoints on interesting instructions
- single step through code
- Examine and change processor state
	- read and write register values
- *Code Development* Examine and change system state
	- – access to system memory
		- download initial code

4

Outline

 $\tilde{}$

ODebugging skills

Software Quality Measurement

Software Quality Measurement (1/2)

- Memory requirement of the program
	- –Data type: Volatile (RAM), non-volatile (ROM)
	- –Memory performance: access speed, data width, size and range
- \Box Profiling: build up a picture of the percentage of time spent in each procedure.
- *Code Development* Evaluate software performance prior to implement on hardware
- Writing efficient C for ARM cores
	- –ARM/Thumb interworking
	- –– Coding styles

Software Quality Measurement (2/2)

Q Performance Benchmarking

- Harvard Core
	- D-cycles, ID-cycles, I-cycles
- von Newman Cores
	- N-cycles, S-cycles, I-Cycles, C-Cycles
- Clock rate
	- Processor, external bus
- – Cache efficiency
	- Average memory access time = hit time +Miss rate x Miss Penalty
	- Cache Efficiency = Core-Cycles / Total Bus Cycles

Application Code and Data Size

armlink offers two options to provide the relevant information:

- –-info sizes (sizes of all objects)
- –-info totals (summary only)

- • The size of code/data in
	- an ELF image can be viewed using fromelf -z
	- **SOC Consortium Course Material** –a library can be viewed using armar –sizes

===

ARM and Thumb Code Size

Simple C routine

if $(x>=0)$

return x;

Code Development else

return -x;

The equivalent ARM assembly

Iabs CMP r0,#0 ;Compare r0 to zero RSBLT $r0, r0, #0$; If $r0<0$ (less than=LT) then do $r0=0-r$ MOV pc, Ir ; Move Link Register to PC (Return)

The equivalent Thumb assembly

CODE16 ;Directive specifying 16-bit (Thumb) instruction

Memory Map and Size Considerations

- \Box The linker calculates the ROM and RAM requirements for code and data as follows:
	- **ROM**: Code size + RO data + RW data
	- **RAM**: RW Data + ZI data.
- *Code Development* You may wish to copy **code** from **ROM** into faster RAM, which will also increase the **RAM**requirements
- Placing the **stacks** in zero-wait state, 32-bit memory on-chip will significantly improve over -8 or 16- bit off-chip memory

Default memory map

ARM Profiler

About Profiling:

– Profiler samples the **program counter** and computes the percentage time of each function spent.

$\mathcal{L}_{\mathcal{A}}$ **Flat Profiling**:

- If only pc-sampling info. is present. It can only display the time percentage spent in each function excluding the time in its children.
- Flat profiling accumulates limited information without altering the image

–**Call graph Profiling**:

- If function call count info. is present. It can show the approximations of the time spent in each function including the time in its children.
- Extra code is added to the image

QLimitations:

- – Profiling is **NOT** available for code in ROM, or for scatter loaded images.
- –No data is gathered for programs that are too small.

Profiler Command-line Options

The command syntax is as follows: **armprof [-parent|-noparent] [-child|-nochild] [-sort options] prf_file**

cumulativeselfdescendantscalls

In ARM Macrocell

Cycle Types, Von Neuman Cores

- N-cycles Non-sequential cycle. The ARM core requests a transfer to or from an address which is unrelated to the address used in the preceding cycle.
- Sequential cycle. The ARM core requests a transfer to or from an address which is either the same, or one word or one-half-word greater than the preceding address. S-cycles
- Internal cycle. The ARM core does not require a transfer, as it is performing an internal function, and no useful prefetching can be performed at the same time. I-cycles
- C-cycles Coprocessor register transfer cycle. The ARM core wishes to use the data bus to communicate with a coprocessor, but does not require any action by the memory system.
- Total The sum of the S-Cycles, N-Cycles, I-Cycles and C-Cycles.

Map File

- \Box If no map file is specified:
	- ARMulator will use a 4GB bank of 'ideal' memory, i.e., no wait states.
- \Box The map file defines regions of memory, and, for each region:
	- The address range to which that region is mapped.
	- The data bus width (in bytes).
	- The access times for the memory region (in ns)
- *Code Development* armsd.map typically contains something like: 00000000 00020000 ROM 2 R 150/100 150/10010000000 00008000 RAM 4 RW 100/65 100/65
	- Columns are (left to right):
		-

width $(1, 2, or 4$ bytes)

start address (in hex) access type (read-only or read/write) length (in hex) read timing in ns (NON-Seq / Seq) name writing timing in ns (NON-Seq / Seq)

Configure for Target System

ARMulator startup Message

Cached core additional statistics

Target: ARM940T, 4kB I-cache, 4kB D-cache, 10.00MHz core clock, (Physical memory, 3.3MHz)

Iteration 1: 673 x 1 / 3,333,333 = 216.6us Iteration n: 149 x 1 / 3,333,333 = 44.7us 446/149 = 2.993

Iteration 1~n: Total Core Cycles: 27074407 Total Bus Cycles : 9034428 Cache Efficiency : 2.9979 (MCCFG=3) Cache Efficiency % : 100 x (Cache Efficiency x MCCFG) = 99.93%

Dhrystone Analysis

Cached with different clock domains

TCM on ARM966E-S

Code Development

- □ General/Machine-dependent guideline
	- – Compiler optimization:
		- Space or speed (e.g, **-Ospace** or **-Otime**)
		- Debug or release version (e.g., **-O0** ,**-O1** or **-O2**)
		- Instruction scheduling
	- –– Coding style
		- Parameter passing
		- Loop termination
		- •Division operation and modulo arithmetic
		- Variable type and size

Remainders – Modulo Arithmetic

- \Box The remainder operator '%' is commonly used in modulo arithmetic.
	- This will be expensive if the modulo value is **not a power of two**
	- This can be avoid by rewriting C code to use **if ()** statement heck

```
 SOC Consortium Course Material
unsigned counter1 (unsigned 
counter)
 { return (++counter % 60);
}
counter1STMFB sp!, \{lr\}ADD r1, r0, #1
   MOV r0, #0x3CBL __rt_udiv
   MOV r0, r1LDMIA sp!, \{pc\}unsigned counter2 (unsigned 
                              counter)
                              \{ if (++counter >= 60)counter=0;return counter}
                              counter2ADD r0, r0, #1CMP r0, #0x3CMOVCS r0, #0
                                 MOV pc, lr
```
Variable Types – Size Examples


```
int wordinc(int a)
\{ return a + 1;
}
```

```
short shortinc(short a)
\{ return a + 1;
}
```
wordinc

ADD a1,a1,#1 MOV pc,lr

shortinc

```
ADD a1,a1,#1
MOV a1, a1, LSL #16
MOV a1,a1,ASR #16
MOV pc,lr
```

```
char charinc (char
a)
 return a + 1;
}
```
charinc

ADD $a1, a1, \#1$ AND $a1$, $a1$, $\#$ & f f MOV pc,lr

Data Layout

Default

- char a;
- short b;
- char c;
- *Code Development* int d;

Optimized

occupies 12 bytes, with 4 bytes of padding occupies 8 bytes, without any padding

Group variables of the same type together. This is the best way to ensure that as little padding data as possible is added by the compiler.

Stack Usage

- \Box C/C++ code uses the stack intensively. The stack is used to hold:
	- Return addresses for subroutines
	- –Local arrays & structures
- *Code Development* To minimize stack usage:
	- – Keep functions small (few variables, less spills)minimize the number of 'live' variables (I.e., those which contain useful data at each point in the function)
	- – Avoid using large local structures or arrays (use malloc/free instead)
	- Avoid recursion

Global Data Issues

- When declaring global variables in source code to be compiled with ARM Software, three things are affected by the way you structure your code:
	- How much **space the variables occupy at run time.** This determines the **size of RAM** required for a program to run. The ARM compilers may insert padding bytes between variables, to ensure that they are properly aligned.
	- How much **space the variables occupy in the image**. This is one of the factors determining the **size of ROM** needed to hold a program. Some global variables which are not explicitly initialized in your program may nevertheless have their initial value (of zero, as defined by the C standard) stored in the image.
	- The **size of the code needed to access the variables**. Some data organizations require more code to access the data. As an extreme example, the smallest data size would be achieved if all variables were stored in suitably sized bitfields, but the code required to access them would be much larger.