

On Chip Bus

Speaker: 沈文中

Adopted from National Taiwan University

SOC Course Material


Outline



- **□** AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
- ☐ IP Design flow
- ☐ FPGA design flow

Bus Architecture





AMBA AHB

- * High performance
- Pipelined operation
- * Multiple bus masters
- * Burst transfers
- * Split transactions

AMBA ASB

- * High performance
- * Pipelined operation
- * Multiple bus masters

AMBA APB

- * Low power
- * Latched address and control
- * Simple interface
- * Suitable for many peripherals

Outline



- **□** AMBA Bus
 - Advanced System Bus
 - High performance
 - Pipelined operation
 - Multiple bus master
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
- ☐ FPGA design flow

ASB characters



- ☐ Negative edge trigger
- ☐ Tri-state bus
 - Drawback: More effort used to control timing
 - Advantage: cost less area


Outline



- **□** AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - High performance
 - Pipelined operation
 - Multiple bus master
 - Burst transfers
 - Split transactions
 - Advanced Peripheral Bus
- ☐ IP Design flow
- ☐ FPGA design flow

AHB simple Arch.





AHB Components



□ AHB Components

- AHB master is able to initiate read and write operations by providing an address and control information. Only one bus master is allowed to actively use the bus at any one time.(max. 16)
- AHB slave responds to a read or write operation within a given address-space range. The bus slave signals back to the active master the success, failure or waiting of the data transfer.

AHB Components(ii)



☐ AHB Components

- AHB arbiter ensures that only one bus master at a time is allowed to initiate data transfers.
- AHB decoder is used to decode the address of each transfer and provide a select signal for the slave that is involved in the transfer. A single centralized decoder is required in all AHB implementations.

AHB Signals(i)



- ☐ AHB Signals can be classified as
 - Clock (HCLK)
 - Address and read/write data (HADDR, HRDATA, HWDATA)
 - Arbitration (HGRANTx, HMASTER, HMASTLOCK,...)
 - Control signal (HRESETn,...)
 - Response signal(HREADY, HRESP)

AHB Signals(ii)



□ Transfer signals


- HCLK
 - bus clock. All signal timings are related to the rising edge.
- HADDR[31:0]
 - 32 bits system bus
- HWDATA/HRDATA [31:0]
 - 32 bits write/read data bus
- HWRITE
 - High: write data
 - Low: read data
- HREADY
 - Transfer done

AHB Signals(ii)

SOC (Sonzoittum

Basic Transfer

- ☐ Each transfer consists of
 - An address and control cycle
 - One or more cycles for the data



AHB Arch.






Figure 3-12 Slave select signals

AHB Signals(iii)



- ☐ Control signals
 - HTRANS[1:0]
 - Current transfer type
 - HBURST[2:0]
 - When sequential transfer, control transfer relation
 - HSIZE[2:0]
 - Control transfer size=2^HSIZE bytes(max=1024bits)
 - HPROT[3:0]
 - Protection data

AHB Signals(iii)-HTRANS




☐HTRANS[1:0]

- IDLE: master don't need data to be transfered
- BUSY: allows bus masters to insert IDLE cycles in the middle of bursts of transfers.
- NONSEQ: The address and control signals are unrelated to the previous transfer.
- SEQ: the address is related to the previous transfer.

AHB Signals(iii)-HBURST





SINGLE

INCR

WRAP4

INCR4

WRAP8

INCR8

WRAP16

INCR16



And Signals(III)-nbuks i						
HBURST[2:0]	Туре	Description				

000

001

010

011

100

101

110

111

AHB	Signa	IS(III)-I	HBUK21	
				•

AHB	Signa	IIS(III)-I	HBUKS I	

Single transfer

4-beat wrapping burst

8-beat wrapping burst

4-beat incrementing burst

8-beat incrementing burst

16-beat wrapping burst

16-beat incrementing burst

Incrementing burst of unspecified length

AHB Signals(iv)



- ☐ Response signals
 - HREADY
 - Transfer done, ready for next transfer
 - HRESP[1:0]
 - OKAY transfer complete
 - ERROR transfer failure(ex: write ROM)
 - RETRY higher priority master can access bus
 - SPLIT other master can access bus

AHB Signals(v)



- ☐ Arbiter signals
 - HGRANTx
 - Select active bus master
 - HMASTER[3:0]
 - Multiplex signals that sent from master to slave
 - HMASTLOCK
 - Locked sequence

Master signal







Figure 3-27 AHB bus master interface diagram


Arbiter signal





Slave signal





Outline



- **□** AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
 - Low power
 - Latched address and control
 - Simple interface
 - Suitable for many peripherals
- □ IP Design flow
- ☐ FPGA design flow

APB state diagram






Figure 5-7 APB slave interface description

APB signals



- □ APB character
 - Always two cycle transfer
 - No wait cycle and response signal
- □ APB signals
 - PCLK Bus clock , rising edge is used to time all transfers.
 - PRESETn APB reset。 active Low.

APB signals



- □PADDR[31:0] APB address bus.
- □ **PSELx** Indicates that the slave device is selected. There is a PSELx signal for each slave.
- □ PENABLE Indicates the second cycle of an APB transfer.
- □PWRITE Transfer direction. High for write access, Low for read access.
- □PRDATA Read data bus
- □PWDATA Write data bus


Outline



- **□** AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
- ☐ IP Design flow
 - Memory definition
 - IP design-SW
 - IP design-HW
- ☐ FPGA design flow

Memory definition






AMBA IP design



- ☐ Software part
 - Write a function to control hardware
 - Delay number of clocks by NOOP (asm) instruction
- ☐ Hardware part
 - Add MYIP.v into top module
 - Change ahbdecoder.v
 - Change AHBMuxS2M.v
 - Change ahbahbtop.v




- ☐ Add MYIP.v into top module
 - Write your own module in AMBA interface






- ☐ Change ahbdecoder.v
 - Add HSELMYIP signal to select your own slave IP to response
 - Address are defined in decoder






- ☐ Change AHBMuxS2M.v
 - Use mux to select slave which can use HRDATA






- ☐ Change ahbahbtop.v
 - Add your module in AMBA Bus
 - Connect the above net connection



Architecture





Outline




- □ AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
- □ IP Design flow
- ☐ FPGA design flow
 - Compile flow
 - Download flow

Compile flow(i)



☐ All verilog module must be synthesized by Xilinx Software



Compile flow(ii)



- ☐ Add example2.ucf (define the pin assignment) into project
- ☐ Double click generate programming file to generate *.bit (which can be downloaded into FPGA)



Outline



- **□** AMBA Bus
 - Advanced System Bus
 - Advanced High-performance Bus
 - Advanced Peripheral Bus
- □ IP Design flow
- ☐ FPGA design flow
 - Compile flow
 - Download flow

Download flow



- ☐ Connect config link
- ☐ Connect Multi-ICE to Logic Module
- ☐ Power on
- ☐ Use progcrd.exe to download example 2.bit file
- ☐ Remove config link
- □ Power off