

ASIC Logic

Speaker: Juin-Nan Liu

Adopted from National Chiao-Tung University IP Core Design

Goal of This Lab



- Prototyping
- □ Familiarize with ARM Logic Module (LM)
- □Know how to program LM

Outline



□ Introduction

- **ARM** System Overview
- □ Prototyping with Logic Module
- Lab ASIC Logic

Introduction



- Rapid Prototyping A fast way to verify your prototype design.
 - Enables you to discover problems before tape out.
 - Helps to provide a better understanding of the design's behavior.
- ARM Integrator and Logic Module can be used for Hardware Design Verification and HW/SW coverification.
 - Hardware Design Verification: using LM stand alone.
 - HW/SW co-verification: using LM, CM, Integrator together.

Outline




ARM System Overview

- ARM Synchronization Scheme: Interrupt
- ARM Synchronization Scheme: Polling
- □ Prototyping with Logic Module
- Lab ASIC Logic

ARM System Overview




A typical ARM system consists of an ARM core, a DSP chip for application-specific needs, some dedicated hardware accelerator IPs, storages, and some peripherals and controls.



ARM System Synchronization SchemenInterrupt

- A device asserts an interrupt signal to request the ARM core handle it.
- □ The ARM core can perform tasks while the device is in use.
- □ Needs Interrupt Controller. More hardware.



IP0, IP1, IP2, and IP3 raised interrupt request (IRQ) at the same time. The IRQs are sent to the interrupt controller.


Interrupt controller receives the IRQs and update the IRQ status indicating the IRQ sources.

ARM core receives the IRQs, deteremines which IRQ should be handled according to programmed priorities. and then executes the corresponding interrupt service routine (ISR).

The ISR performs its operations and clears the IP0's interrupt.

ARM System Synchronization Scheme Polling

- The ARM core keeps checking a register indicating if the device has done its task.
- The ARM core is busy "polling" the device while the device is in use.
- Less hardware.



ARM core polls IP0's ready register after IP0 has been enabled.

Once IP0 is done with its operation, ARM core will know from the changed value of the ready register.

ARM core will execute the corresponding operations and then disable IP0.


Outline



- **ARM** System Overview
- **Prototyping with Logic Module**
 - ARM Integrator AP & ARM LM
 - FPGA tools
 - Example 1
 - Example 2
 - Exercise
- □Lab ASIC Logic

AP Layout





What is LM



Logic Module

 A platform for developing Advanced Microcontroller Bus Architecture (AMBA), Advanced System Bus (ASB), Advanced Highperformance Bus (AHB), and Advanced Peripheral Bus (APB) peripherals for use with ARM cores.


Using the LM



- □ It can be used in the following ways:
 - As a standalone system
 - With an CM, and a AP or SP motherboard
 - As a CM with either AP or SP motherboard if a synthesized ARM core is programmed into the FPGA
 - Stacked without a motherboard, if one module in the stack provides system controller functions of a motherboard

LM Architecture










- Altera or *Xilinx* FPGA
- Configuration PLD and flash memory for storing FPGA configurations
- □1MB ZBT SSRAM
- □Clock generators and reset sources
- A 4-way flash image selection switch and an 8-way user definable switch
- □9 user-definable surface-mounted LEDs (8G1R)
- □ User-definable push button
- □ Prototyping grid
- System bus connectors to a motherboard or other modules

LM Layout





Links




CONFIG link

- Enable configuration mode, which changes the JTAG signal routing and is used to download new PLD or FPGA configurations.
- □JTAG, Trace, and logic analyzer connectors
- Other links, switches, and small ICs can be added to the prototyping grid if required.

FPGA tools






A Timing Information Example



Execution Time Distribution




We **strongly suggest** you to perform place-and-route operation on a better PC, it's a very time-consuming work!

Example 1




- □ Path = .\lab5\Codes\HW\example1\
- Count up on logic analyzer channel a
- Count down on logic analyzer channel b
- Reset by pushbutton
- LEDs scan from left to right.
- Switches [0:1] (brown:red) control the clock frequency (*CTRLCLK1*) and affect the LEDs scanning frequency.





On-board Clock Generators



onvortium


Clock Signal Summary



Clock name	Clock source		
SYSCLK	Motherboard system clock		
CLK1	On-board clock generator (programmable)		
CLK2	On-board clock generator (programmable)		
IM_CLK	Clock supplied from an interface module		
CCLK (Xilinx) DCLK (Altera)	Configuration clock supplied by the PLD to the FPGA during FPGA configuration		
SCLK	This signal provides a clock signal to the ZBT SSRAM		
PWRDNCLK1	DNCLK1 This signal can be used to enable or disable the CLK1_[3:0] and CLK1 outputs		
PWRDNCLK2	This signal can be used to enable or disable the SYSCLK[3:0] outputs to HDRB		

Programming the LM Clock






Example 2



- The example code operates as follows:
 - 1. Determines DRAM size on the core module and sets up the system controller
 - 2. Checks that the logic module is present in the AP expansion position
 - 3. Reports module information
 - 4. Sets the logic module clock frequencies
 - 5. Tests SSRAM for word, halfword, and byte accesses.
 - 6. Flashes the LEDs
 - 7. Remains in a loop that displays the switch value on the LEDs

Two Platform – AHB & ASB


- Two versions of example 2 are provided to support the following implementations:
 - AHB motherboard and AHB peripherals
 - ASB motherboard and AHB peripherals
- Which AMBA has been downloaded on board can be observed by the alphanumber display
 - **H**: AHB
 - **S**: ASB





AHB Platform





Example2 Files Description



- □ Hardware files .\Lab7\Codes\HW\example2\Verilog
 - AHBAHBTop.v
 - AHBDecoder.v
 - AHBMuxS2M.v
 - AHBZBTRAM.v
 - AHB2APB.v
 - AHBAPBSys.v
 - APBIntCon.v
 - APBRegs.v

□ Software program files .\Lab7\Codes\SW\example2\

- sw.mcp
- logic.c
- logic.h
- platform.h
- rw_support.s

For Xilinx synthesis tool to generate Imxcv600e_72c_xcv2000e_via_reva_build0.bit

For codewarrior to generate sw.axf


Software Description



- □ 5 files included in .\Lab7\Codes\SW\example2\
 - sw.mcp: project file
 - logic.c: the main C code
 - logic.h: constant definitions
 - platform.h: constant definitions
 - rw_support.s: assembly functions for SSRAM testing


Integrator Memory Map





Work Flow Summary





Outline



- **ARM** System Overview
- □ Prototyping with Logic Module
- Lab ASIC Logic

Lab 5: ASIC Logic



Goal

- HW/SW Co-verification using Rapid Prototyping
- □ Principles
 - Basics and work flow for prototyping with ARM Integrator
 - Target platform: AMBA AHB subsystem
- Guidance
 - Overview of examples used in the Steps
- Steps
 - Understand the files for the example designs and FPGA tool
 - Steps for synthesis with Xilinx ISE 5.1i/5.2i

- Requirements and Exercises
 - RGB-to-YUV converting hardware module. See next slide

Discussion

- In example 1, explain the differences between the Flash version and the FPGA one.
- In example 1, explain how to move data from DRAM to registers in MYIP and how program access these registers.
- In example2, draw the interconnect among the functional units and explain the relationships of those interconnect and functional units in AHB sub-system
- Compare the differences of polling and interrupt mechanism

Exercise: RGB to YCrCb Converter (2) (1) (2)

- Convert the rgb2ycrcb() into hardware module and implement it on the ARM development system. Evaluate the improvement.
 - Hint: you may modify ahbahbtop.v, ahbdecoder.v, ahbmuxs2m.v, and ahbzbtram.v files in example2

Function:

$\begin{bmatrix} Y \end{bmatrix}$		0.257	0.504	0.098	$\left\lceil R \right\rceil$		[16]
C_B	=	-0.148	-0.291	0.439	G	+	128
$\left\lfloor C_{R} \right\rfloor$		0.439	0.504 -0.291 -0.368	-0.071	$\lfloor B \rfloor$		128

Reference



- [1] http://twins.ee.nctu.edu.tw/courses/ip_core_02/index.html[1] LM-XCV2000E.pdf[2] DUI0098B_AP_UG.pdf
- [3] progcards.pdf