

# Chapter 7

# Memory and Programmable Logic

7 1




## **Outline**

- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Programmable Devices
- Sequential Programmable Devices



# Mass Memory Elements

 Memory is a collection of binary cells together with associated circuits needed to transfer information to or from any desired location



- Two primary categories of memory:
  - Random access memory (RAM)
  - Read only memory (ROM)

7 2



# Programmable Logic Device

- The binary information within the device can be specified in some fashion and then embedded within the hardware
  - Most of them are programmed by breaking the fuses of unnecessary connections
- Four kinds of PLD are introduced
  - Read-only memory (ROM)
  - Programmable logic array (PLA)
  - Programmable array logic (PAL)
  - Field-programmable gate array (FPGA)



- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices

7 6



# Random Access Memory

- A word is the basic unit that moves in and out of memory
  - The length of a word is often multiples of a byte (=8 bits)
- Memory units are specified by its number of words and the number of bits in each word
  - Ex: 1024(words) x 16(bits)
  - Each word is assigned a particular address, starting from 0 up to 2<sup>k</sup> - 1 (k = number of address lines)

Memory a	nddress			
Binary	decimal	Memory contest		
0000000000	0	1011010101011101		
0000000001	1	1010101110001001		
0000000010	2	0000110101000110		
	:	:		
1111111101	1021	1001110100010100		
1111111110	1022	0000110100011110		
1111111111	1023	1101111000100101		

Fig. 7-3 Content of a 1024 × 16 Memory



# Write and Read Operations


- Write to RAM
  - Apply the binary address of the desired word to the address lines
  - Apply the data bits that must be stored in memory to the data input lines
  - Activate the write control
- Read from RAM
  - Apply the binary address of the desired word to the address lines
  - Activate the read control

77

# 4

# **Timing Waveforms**

- CPU clock = 50 MHz
  - cycle time = 20 ns
- Memory access time= 50 ns
  - The time required to complete a read or write operation
- The control signals must stay active for at least 50 ns
  - 3 CPU cycles are required





# Types of Memories


- Access mode:
  - Random access: any locations can be accessed in any order
  - Sequential access: accessed only when the requested word has been reached (ex: hard disk)
- Operating mode:
  - Static RAM (SRAM)
  - Dynamic RAM (DRAM)
- Volatile mode:
  - Volatile memory: lose stored information when power is turned off (ex: RAM)
  - Non-volatile memory: retain its storage after removal of power (ex: flash, ROM, hard-disk, ...)

7-9



#### SRAM vs. DRAM

- Static RAM:
  - Use internal latch to store the binary information
  - Stored information remains valid as long as power is on
  - Shorter read and write cycles
  - Larger cell area and power consumption
- Dynamic RAM:
  - Use a capacitor to store the binary information
  - Need periodically refreshing to hold the stored info.
  - Longer read and write cycles
  - Smaller cell area and power consumption







Fig. 6-12 Dynamic RAM Cell, Hydraulic Analogy of Cell Operation, and Cell Model

5




- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices

7-1<u>1</u>



#### Coincident Decoding Address decoders are often divided into two parts A two-dimensional scheme 5 × 32 decoder The total number of gates in decoders can be reduced Can arrange the memory cells to a binary address 01100 X 10100 square shape 5 × 32 ■ EX: 10-bit address 404 = 0110010100X = 01100 (first five) Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory Y = 10100 (last five) 7-13





- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices

7-15



#### **Error Detection & Correction**

- Memory arrays are often very huge
  - May cause occasional errors in data access
- Reliability of memory can be improved by employing error-detecting and correcting codes
- Error-detecting code: only check for the existence of errors
  - Most common scheme is the parity bit
- Error-correcting code: check the existence and locations of errors
  - Use multiple parity check bits to generate a syndrome that can indicate the erroneous bits
  - Complement the erroneous bits can correct the errors



# Hamming Code (1/2)

- k parity bits are added to an n-bit data word
- The positions numbered as a **power of 2** are reserved for the parity bits
  - Ex: original data is 11000100 (8-bit)
  - $\Rightarrow$  Bit position: **1 2** 3 **4** 5 6 7 **8** 9 10 11 12  $P_1$   $P_2$  1  $P_4$  1 0 0  $P_8$  0 1 0 0
  - P1 = XOR of bits (3,5,7,9,11) = 0
    - P2 = XOR of bits (3,6,7,10,11) = 0
    - P4 = XOR of bits (5,6,7,12) = 1
    - P8 = XOR of bits (9,10,11,12) = 1
  - The composite word is 001110010100 (12-bit)

7-17



# Hamming Code (2/2)

- When the 12 bits are read from memory, the parity is checked over the same combination of bits including the parity bit
  - C1 = XOR of bits (1,3,5,7,9,11)
    - C2 = XOR of bits (2,3,6,7,10,11)
    - C4 = XOR of bits (4,5,6,7,12)
    - C8 = XOR of bits (8,9,10,11,12)
- (001110010100)  $\rightarrow$  C = C<sub>8</sub>C<sub>4</sub>C<sub>2</sub>C<sub>1</sub> = 0000 : no error (101110010100)  $\rightarrow$  C = C<sub>8</sub>C<sub>4</sub>C<sub>2</sub>C<sub>1</sub> = 0001 : bit 1 error (001100010100)  $\rightarrow$  C = C<sub>8</sub>C<sub>4</sub>C<sub>2</sub>C<sub>1</sub> = 0101 : bit 5 error

viewed as a binary number —



## General Rules of Hamming Code

- The number of parity bits:
  - The syndrome C with k bits can represent 2<sup>k</sup> – 1 error locations (0 indicates no error)

■ $2^k - 1 \ge n + k \rightarrow 2^k - 1$	l - k > n
-------------------------------------------	-----------

Number of Check Bits, k	Range of Data Bits, n		
3	2-4		
4	5-11		
5	12-26		
6	27-57		
7	58-120		

- The members of each parity bit:
  - C1(P1): have a "1" in bit 1 of their location numbers 1(0001), 3(0011), 5(0101), 7(0111), 9(1001), ...
  - C2(P2): have a "1" in bit 2 of their location numbers 2(0010), 3(0011), 6(0110), 7(0111), 10(1010), ...
  - C: with parity bit; P: without parity bit itself

7-19



# Extension of Hamming Code

- Original Hamming code can detect and correct only a single error
  - Multiple errors are not detected
- Add an extra bit as the parity of total coded word
  - Ex: 001110010100P<sub>13</sub> (P<sub>13</sub>=XOR of bits 1 to 12)
  - Still single-error correction but double-error detection
- Four cases can occur:
  - If C=0 and P=0, no error occurred
  - If  $C \neq 0$  and P=1, single error occurred (can be fixed)
  - If  $C \neq 0$  and P=0, double error occurred (cannot be fixed)
  - If C=0 and P=1, an error occurred in the P<sub>13</sub> bit



- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices

7-21





# **Read Only Memory**


- A memory device that can permanently keep binary data
  - Even when power is turned off and on again
- For a 2<sup>k</sup> x n ROM,

it consists of

- k inputs (address line)and n outputs (data)
- lacksquare 2<sup>k</sup> words of n-bit each  $I_3$
- A k x 2<sup>k</sup> decoder (generate all minterms)
- n OR gates with 2<sup>k</sup> inputs
- Initially, all inputs of OR gates and all outputs of the decoder are fully connected









## Types of ROMs

- Mask programming
  - Program the ROM in the semiconductor factory
  - Economic for large quantity of the same ROM
- Programmable ROM (PROM)
  - Contain all fuses at the factory
  - Program the ROM by burning out the undesired fuses (irreversible process)
- Erasable PROM (EPROM)
  - Can be restructured to the initial state under a special ultraviolet light for a given period of time
- Electrically erasable PROM (EEPROM or E<sup>2</sup>PROM)
  - Like the EPROM except being erased with electrical signals

7 25





# Programmable Logic Devices


- ROM provides full decoding of variables
  - Waste hardware if the functions are given
- For known combinational functions, Programmable Logic Devices (PLD) are often used
  - Programmable read-only memory (PROM)
  - Programmable array logic (PAL)
  - Programmable logic array (PLA)
- For sequential functions, we can use
  - Sequential (simple) programmable logic device (SPLD)
  - Complex programmable logic device (CPLD)
     most popular
  - Field programmable gate array (FPGA)



- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices










# Programmable Array Logic

- PAL has a fixed OR array and a programmable AND array
  - Easier to program but not as flexible as PLA
- Each input has a bufferinverter gate
- One of the outputs is fed back as two inputs of the AND gates
- Unlike PLA, a product term cannot be shared among gates
  - Each function can be simplified by itself without common terms




7 31

# Implementation with PAL

 $\begin{array}{ll} w = \Sigma(2,12,13) & x = \Sigma(7,8,9,10,11,12,13,14,15) \\ y = \Sigma(0,2,3,4,5,6,7,8,10,11,15) & z = \Sigma(1,2,8,12,13) \end{array}$ 

Product		ANI	) In	outs		
Term	Α	В	С	D	W	Outputs
1	1	1	0	-	-	w = ABC'
2	0	0	1	0	-	+ A'B'CD'
3	-	-	-	-	-	
4	1	-	-	-	-	x = A
5	-	1	1	1	-	+ BCD
6	-	-	-	-	-	
7	0	1	-	-	-	y = A'B
8	-	-	1	1	-	+ CD
9	-	0	-	0	-	+ B'D'
10	-	-	-	-	1	z = w
11	1	-	0	0	-	+ AC'D'
12	0	0	0	1	-	+ A'B'C'D






- Introduction
- Random-Access Memory
- Memory Decoding
- Error Detection and Correction
- Read-Only Memory
- Combinational Programmable Devices
- Sequential Programmable Devices

7-33




# Sequential PLD

■ The most simple sequential PLD = PLA (PAL) + Flip-Flops




 The mostly used configuration for SPLD is constructed with 8 to 10 macrocells as shown right





# Complex PLD


- Complex digital systems often require the connection of several devices to produce the complex specification
  - More economical to use a complex PLD (CPLD)
- CPLD is a collection of individual PLDs on a single IC with programmable interconnection structure








## Field Programmable Gate Array

- Gate array: a VLSI circuit with some pre-fabricated gates repeated thousands of times
  - Designers have to provide the desired interconnection patterns to the manufacturer (factory)
- A field programmable gate array (FPGA) is a VLSI circuit that can be programmed in the user's location
  - Easier to use and modify
  - Getting popular for fast and reusable prototyping
- There are various implementations for FPGA
  - More introductions are adopted from "Logic and Computer Design Fundamentals", 2nd Edition Updated, by M. Morris Mano and Charles R. Kime, Prentice-Hall, 2001











## Xilinx Switch Matrix

- Six pass transistors to control each switch node
- The two lines at point 1 are joined together
- At point 2, two distinct signal paths pass through one switch node





Fig. 6-31 Example of Xilinx® Switch Matrix (Adapted with Permission of Xilinx®, Inc.)


7-41

# -

# Configurable Logic Block (CLB)

- Combinational logic via lookup table
  - Any function(s) of available inputs
- Output registered and/or combinational





#### Internal Functions of a CLB

- Two 4-input tables implement two distinct functions (F' and G')
- F' and G' with another control (H1) feed into a third lookup table (H')
- Two arbitrary functions of up to four variables and selected functions of up to nine variables can be implemented
- Properly setting the two MUXes can assign any pair of F', G', and H' to the two combinational outputs (X and Y)



#### Internal Functions of a CLB


- Two D flip-flops directly drive outputs XQ and YQ
- Each of the D inputs can be selected from F', G', H' and input DIN
- Two XORs select each flip-flop individually to be positive or negative edge triggered
- Two SR controls select the signal S/R to be an asynchronous Set or Reset for the flip-flops
- Two multiplexers allow the input EC to optionally act as a clock ENABLE signal for each flip-flop


7-45



# I/O Block (IOB)

- Periphery of identical I/O blocks
  - Input, output, or bidirectional
  - Registered, latched, or combinational
  - Three-state output
  - Programmable output slew rate







# Design with FPGA

- Using HDL, schematic editor, SM chart or FSM diagram to capture the design
- Simulate and debug the design
- Work out detail logic and feed the logic into CLBs and IOBs
  - Completed by a CAD tool
- Generate bit pattern for programming the FPGA and download into the internal configurable memory cells
- Test the operations

